



Panwar, Uday

SIRT, Bhopal, India

<https://orcid.org/0000-0002-2850-5700>

[Edit profile](#)

[Set alert](#)


[Potential author matches](#)

[Export to SciVal](#)

Metrics overview

- 9 Documents by author
- 8 Citations by 8 documents
- 2 *h*-index:

Document & citation trends



Most contributed Topics

[View all Topics](#)

9 Documents Cited by 8 Documents 0 Preprints 10 Co-Authors Topics

Note:

Scopus Preview users can only view an author's last 10 documents, while most other features are disabled. Do you have access through your institution? Check your institution's access to view all documents and features.

[Export all](#) [Add all to list](#)

Sort by: [Date \(newest\)](#)

[View list in search results format](#)

[View 134 references](#)

[Set document alert](#)

Conference Paper

A novel technique to improve performance evaluation of domino logic circuits in CMOS and FinFET technology

0

Cited by

Panwar, U., Shrivastava, A.

2nd International Conference on Data, Engineering and Applications, IDEA 2020, 2020, 9170682

[View abstract](#) [Related documents](#)

Article

Integrating flipped drain and power gating techniques for efficient FinFET logic circuits

0

Cited by

Dadoria, A.K., Khare, K., Gupta, T.K., Panwar, U.

International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 2018, 31(5), e2344

[View abstract](#) [Related documents](#)

Conference Paper

High Performance VLSI Architecture for Transpose Form FIR Filter using Integrated Module

Upadhyay, A., Panwar, P.U.

2018 International Conference on Computer Communication and Informatics, ICCCI 2018, 2018, 8441478

[View abstract](#) [View Related documents](#)

1

Cited by

Article

Performance evaluation of domino logic circuits for wide fan-in gates with FinFET

Dadoria, A.K., Khare, K., Panwar, U., Jain, A.

Microsystem Technologies, 2018, 24(8), pp. 3341–3348

[View abstract](#) [View Related documents](#)

4

Cited by

Conference Paper

A Novel Technique in Adiabatic Logic for Ultra Low Power in DSM Technology

Khan, M.F., Panwar, U.

2018 International Conference on Recent Innovations in Electrical, Electronics and Communication Engineering, ICRIEEECE 2018, 2018, pp. 2012–2017, 9008430

[View abstract](#) [View Related documents](#)

0

Cited by

Conference Paper

A novel technique of leakage power reduction in 9T SRAM design in FinFET technology

Sharma, N., Panwar, U., Singh, V.

Proceedings of the 2016 6th International Conference - Cloud System and Big Data Engineering, Confluence 2016, 2016, pp. 737–743, 7508217

[View abstract](#) [View Related documents](#)

0

Cited by

Article

Gate replacement with PMOS stacking for leakage reduction in VLSI circuits

Panwar, U., Khare, K.

International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 2016, 29(4), pp. 565–576

[View abstract](#) [View Related documents](#)

1

Cited by

Conference Paper

Gate replacement technique with thick T_{ox} to mitigate leakage with zero delay penalty for DSM CMOS circuit

Panwar, U., Khare, K.

2015 International Conference on Industrial Instrumentation and Control, ICIC 2015, 2015, pp. 836–840, 7150858

[View abstract](#) [View Related documents](#)

2

Cited by

Conference Paper

An algorithmic approach for leakage current reduction in deep sub-micron CMOS circuits

Done, M.V.P., Panwar, U., Khare, K.

2014 International Conference on Advances in Electronics, Computers and Communications, ICAECC 2014, 2015, 7002480

[View abstract](#) [View Related documents](#)

0

Cited by

About Scopus

[What is Scopus](#)

[Content coverage](#)

[Scopus blog](#)

[Scopus API](#)

[Privacy matters](#)

Language

[日本語に切り替える](#)

[切换到简体中文](#)

[切换到繁體中文](#)

[Русский язык](#)

Customer Service

[Help](#)

[Contact us](#)

ELSEVIER

[Terms and conditions ↗](#) [Privacy policy ↗](#)

Copyright © Elsevier B.V. ↗. All rights reserved. Scopus® is a registered trademark of Elsevier B.V.

We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

 **RELX**